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I. Introduction
The Static Induction Transistors (SITs), also referred to as vertical, short-channel, junction field-effect transistors (VJFETs), tested here are among the first normally-off such power devices realized in 4H-SiC. SITs commercially produced years ago in Si have all been normally-on devices, with characteristics resembling those of a triode vacuum tube and have accordingly found application as amplifiers in transmitters. The present SiC prototypes are more suitable for power switching, due to their normally-off property. This is achieved by having a built-in p-n junction depletion layer at zero bias extend far enough into the conduction channel to choke off current flow in the channel. As forward (positive) bias is applied to this gating p + -n junction, the depletion regions narrow, opening up the n-doped channel to conduction by majority carriers. Hence the present SiC SITs can be viewed as gate voltage controlled, but with the flow of sometimes significant forward bias gate junction current. In the tested devices, depletion regions from opposite sides pinch narrow vertical channels. Since the material is SiC and there is no gate oxide layer, the devices exhibit favorable stability and are usable at temperatures above 150 °C. Moreover, recent efforts [1] [2] [3] [4] have produced higher voltage, trenched and implanted devices that are easier to fabricate. Static I-V curve and pulse mode switching observations were done at several temperatures up to 200 °C on two average performing devices, selected on the basis of static characteristics from 7 similar devices developed by United Silicon Carbide, Inc. on NASA SBIR contract NAS3-03036. These two devices were quite alike and hence only one (labeled "N-4") is presented here. Gate and drain currents were limited to about 400 mA and 3.5 A, respectively. The drain voltage was limited to roughly 300 V, which is conservative for this 600 V, 3 A rated device.
At 23 °C, 1 kW, or even more, could be switched in 65 ns (10 to 90%) into a 100 Ω load. But at 200 °C, serious problems arose due to collapsing gate-to-drain transconductance.
II. Static Drain-to-Source Curves
Static I D -V DS curves for the N-4 SIT at selected temperatures to 200 °C are presented in Figure 1 . These curves were captured by a Tektronix model 370B programmable curve tracer, using a 0.5 V gate step (pulsed) up to 10 steps. The magnitude of the gate current is also indicated for the highest step as only a rough value, since this current depends somewhat on the V DS . The corresponding gate current was estimated by comparison to a set of I D -V DS curves taken in the pulsed gate current step mode. Figure 1 carries the manifest message that this particular SIT is not suitable for high temperature (~200 °C) operation as a power switch, unless its current rating is greatly reduced from the room temperature value. The killer property is the monotonically collapsing saturated drain-to-source current (I DSS ) with increasing temperature, for a given gate-to-source voltage. And there is obviously a limit to the allowable gate current, which increases with both gate voltage and temperature, according to the physics of a forward biased p-n junction. A fixed level of gate drive rapidly becomes inadequate to achieve saturated switching with rising temperature, resulting in an increasing voltage drop across the SIT and eventually thermal runaway.
According to abrupt junction, long-channel JFET 5 physics, the transconductance and I DSS are proportional to the number of ionized donors and carrier mobility in the n-doped channel. Due to the relatively deep (compared to silicon) donor dopant ionization energy, dopant ionization in SiC may be only 60% at 20 °C, depending on particulars, but it increases with temperature. Electron mobility in SiC is usually taken to vary as approximately inverse square of the temperature. Various workers 6, 7 have observed the collapse of I DSS in certain SiC-based JFETs with increasing temperature at least as early as 1992. They have attributed this collapse to the overriding effect of reduced carrier mobility. This long-channel model seems to predict qualitatively the behavior observed for these devices. 
III. Turn-On Testing Circuits
A constant voltage source V 0 feeding a resistive load R D in the drain circuit was chosen to make up the power side of the circuit. A nearby charged capacitor served well to decouple from the actual V 0 supply, since operation was with sub-microsecond pulses at no more than 0.1% duty cycle. The SIT itself was mounted to a temperaturecontrolled plate, with a thermocouple attached directly to the SIT. Various modes of gate drive, such as constant current and constant voltage steps, were then applied. A general circuit diagram is provided in Figure 2 .
Although the gate drive was implemented in both constant voltage and constant current modes, data was taken primarily using the constant current drive, shown in Figure 3 . A constant voltage drive was investigated, but was avoided for two reasons. First, the constant voltage drive mode would produce an overly large inrush current spike into the gate capacitance, especially when setting the steady-state gate current above 300 mA. Second, it was more difficult to accurately set the steady-state gate current using this drive, as the gate current is exponentially sensitive to the gate voltage and also the device temperature. The gate damage danger limits of such inrush spikes are unknown for the present devices, but in some future applications a higher inrush current may help to decrease the drain current rise-time.
The drive circuit in Figure 3 is of course "constant current" only to the extent that its output impedance is much higher than the impedance of the SIT's gate. Due to the spurious impedances involving the SIT and connections, such a description becomes inaccurate on time scales below say 10 ns. Also, the effective gate impedance of the SIT is highly variable, due to capacitive and possibly other feedback from the drain circuit. A commercially available, high voltage (850 V into 50 Ω), fast rise (~6 ns) DEI model HV1000 pulser was adapted as the gate driver. In this way, very fast gate signal rise-times could be achieved. Indeed, the load current (I D ) rise-time was usually much longer than the gate-drive rise-time. Potential V G is sensed by a 1 kΩ input impedance, fast-rise probe and potential V D by a Tektronix 10X probe. R D is a carbon composition resistor (e.g., the 100 and 300 Ω values in Table I ). 
IV. High Temperature Switching Data Overview
The data presented in Table 1 is a subset of all data taken, showing the amount of gate drive needed to achieve acceptable switching at selected temperatures and load currents. The values of currents indicated are their steady state values, using a constant current gate drive. The gate drive difficulties and load current limitations as the temperature increases become apparent from this table. The Table 1 data is taken from dynamic scope traces, such as reproduced in Figure 4 .
The switching dynamics in Figure 4 shows that at 200 °C and with a 100 Ω load, a 1 A drain current rises in less than 100 ns when switched by a 400 mA gate current step. The gate voltage and current rise within 10 ns, seemingly independent of the much slower rise of the drain current. For the "400 mA, 100 Ω, 1 A" condition, Table 1 shows a steady increase of the turn-on time with increasing temperature. Switching times are seen to roughly triple when going from 23 to 200 °C. Thus the switching time goes from 25 ns at 23 °C to 71 ns at 200 °C when switching 1 A into a 100 Ω load (400 mA gate drive).
The rise of the on-state V DS with temperature for a given gate drive level is a more serious problem. Table 1 shows that at room temperature, just 100 mA of gate drive is sufficient to adequately switch at least 2 A, but drain current risetimes (10 to 90%) substantially less than 100 ns require at least 300 mA of gate drive current. At 150 °C, 1 A of load current seems to present no problems, but with 1.5 A of load current, a voltage drop of some 6 V (V DS resolution in the table is no better than about 2 V) appears across the device, even with 400 mA of gate drive. At 2 A of load current, a 26 V drop appears across the device, even with 400 mA of gate drive and thus the switching is poor. This situation gets worse as the temperature increases, until at 200 °C it is not possible to acceptably switch load currents above 1 A, with the gate being limited to 400 mA. Basically, this behavior is predicted by the static characteristic curves for this SIT in Figure 1 . Table 1 . V DS is large at the 200 °C, I D = 1.5 A data points (see Table 1 ).
The switching time clearly depends on the steady state gate and drain currents, as well as the temperature. Some aspects of this are illustrated in Figure 5 , based on Table 1 As expected, higher load resistances do slow down the switching, although not proportionally. And larger currents take longer to switch. Thus there seem to be various contributions, assuming that the switching time constant is basically of the RC type. An example of such variation of switching speed for two different load resistances, I G = 200 mA and a test temperature of 23 °C is shown in Figure 6 . From Figure 6 , it can be seen that (1) the 50 Ω load always gives lower turn-on times than the 100 Ω load for a given drain current and (2) 
V. Summary and Conclusions
Test results are presented for an experimental version of a 600 V, 3 A rated, Static Induction Transistor (SIT), or short, vertical channel JFET (VJFET), realized in 4H SiC. At zero gate bias, the gate p-n junction depletion layers extend far enough into the conduction channel to choke off conduction. Application of forward gate bias narrows the depletion regions, opening up the channel to conduction by majority carriers. The present device consists of a number of such short, vertically oriented channels working in parallel.
Statically traced drain current versus drain-to-source voltage curves, taken in the stepped gate voltage mode, unfortunately exhibit a well-known collapse as the temperature is increased. This property is reflected in pulse mode turn-on test results at selected temperatures, from room to 200 °C. Thus at 23 °C, 1 kW, or even more, could be pulse mode switched in 65 ns (10 to 90%) into a 100 Ω load. But at 200 °C, switching of just 1 A at this speed requires a gate pulse of about 400 mA. For currents above 1 A at 200 °C, the gate drive current becomes excessive.
The internal physics details of the normally-off SIT seem not to support hope for greatly improving the stability of the gate-to-drain transconductance characteristics over a wide temperature range, due to the inverse square law degradation of carrier mobility in the conduction channel with temperature. These 4H-SiC VJFET devices do not exhibit the increase in channel current with temperature reported by Rupp 8 for a normally-off 6H-SiC buried-gate JFET. Nevertheless, the SIT or VJFET structure has some points in its favor, compared to other SiC transistors under development. High carrier mobility in the conduction channel and the absence of a potentially unreliable gate insulation layer are advantages over present-day SiC MOSFETs. And minority carrier storage and diffusion seem not to detract from turn-on switching speed. But research literature [9] [10] [11] [12] since the year 2000 indicates serious competition to the normally-off, 4H-SiC SITs coming from BJTs of the same material, suggesting that the characteristic curves of these BJTs do not collapse as much with temperature, at least to 200 °C. Test results are presented for normally-off 4H-SiC Static Induction Transistors (SITs) intended for power switching and are among the first normally-off such devices realized in SiC. At zero gate bias, the gate p-n junction depletion layers extend far enough into the conduction channel to cut off the channel. Application of forward gate bias narrows the depletion regions, opening up the channel to conduction by majority carriers. In the present devices, narrow vertical channels get pinched by depletion regions from opposite sides. Since the material is SiC, the devices are usable at temperatures above 150 °C. Static curve and pulse mode switching observations were done at selected temperatures up to 200 °C on a device with average static characteristics from a batch of similar devices. Gate and drain currents were limited to about 400 mA and 3.5 A, respectively. The drain voltage was limited to roughly 300 V, which is conservative for this 600 V rated device. At 23 °C, 1 kW, or even more, could be pulse mode switched in 65 ns (10 to 90 percent) into a 100 Ω load. But at 200 °C, the switching capability is greatly reduced in large part by the excessive gate current required. Severe collapse of the saturated drain-to-source current was observed at 200 °C. The relation of this property to channel mobility is reviewed.
